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tion in a setting where the number of processors is much smaller than the length
of the input. Our model has p processors that communicate through a shared
memory of size m. The input has size n and can be read directly by all the pro-
cessors. We will be primarily interested in studying cases where n>>p>>m. As a
test case we study the list reversal problem. For this problem we prove a time lower
bound of 0(n- mp). (A similar lower bound holds also for the problems of sorting,
finding all unique elements, convolution, and universal hashing.) This result
demonstrates that limiting the communication (i.e., small m) could have significant
effect on parallel computation. We show an almost matching upper bound of
O((n- mp) logO(1)n). The upper bound requires the development of a few interesting
techniques which can alleviate the limited communication in some general settings.
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Specifically, we show how to emulate a large shared memory on a limited shared
memory efficiently. The lower bound applies even to randomized machines, and the
upper bound is a randomized algorithm. We also argue that some standard
methodology for designing parallel algorithms appears to require a relatively high
level of communication throughput. Our results suggest that new alternative
methodologies that need a lower such level must be invented for parallel machines
that enable a low level of communication throughput, since otherwise those
machines will be severly handicapped as general purpose parallel machines.
Although we do not rule that out, we cannot offer any encouraging evidence to
suggest that such new methodologies are likely to be found.  1999 Academic Press
1. INTRODUCTION
In this paper we study the communication needs of parallel computers.
This measure is particularly meaningful in a setting where the number of
processors, p, is smaller than the size of the input, n. While having received
relatively little attention in the theoretical literature, such a setting is well-
motivated by practical considerations.
Let us consider, informally, two extreme situations of the amount of
communication allowed between processors: One extreme is where the pro-
cessors cannot exchange any data among themselves. Clearly, the potential
parallelism (due to having p processors) is completely useless in this case.
The other extreme is where each processor can send and receive one data
item in each time unit. Namely, the total communication in each time step
is O( p). Under this situation any parallel (PRAM) algorithm can be
implemented, using known techniques, utilizing the full parallelism inherent
in the algorithm. Thus such an amount of communication suffices for any
parallel computation.
Suppose now that processors can exchange data among themselves, but
at a rate, to be later defined and explicated as communication throughput,
which is somewhere between these two extremes. To what extent does
limiting the communication throughput of a parallel computer distant the
performance from the ideal performance? This is the main question
addressed in this paper.
The main conceptual contribution of this paper is the presentation of a
model of computation which facilitates regulating the communication
throughput. We present the model, justify it, and relate the definition to
existing work.
The main technical contribution is the study of the communication
throughput requirements of a representative problem, ‘‘list reversal.’’ We
establish lower bounds for parallel time as a function of the available com-
munication throughput and develop an algorithm whose performance
almost matches the lower bounds.
149TRADE-OFFS BETWEEN COMMUNICATION
Our lower bound technique is quite general and holds for other
problems such as sorting. Our algorithm, while relying on some general
techniques, is naturally specific to the list reversal problem. We leave as the
main open problem of this paper the determination of the true communica-
tion throughput requirements of basic computational problems, in par-
ticular that of sorting.
1.1. The PRAM(m) Model
Our model is a variant of the parallel-random access machine (PRAM),
where the memory size is limited to m; we call it the PRAM(m) model. The
machine model employs p synchronous processors; all have unit time
access to a shared memory of size m. The shared memory is an abstraction
of the communication media. The size of the shared memory should be
interpreted as the number of packets that can be sent and delivered con-
currently.
We allow several processors to read simultaneously from the same
memory location, or write simultaneously into one. In the case of
simultaneous writes the smallest numbered processor succeeds, i.e., the
so-called ‘‘Priority concurrent-write conflict resolution.’’ (Our results,
however, do not depend on the way that the conflict resolution is per-
formed.) Our model assumes that the input lies in a read-only shared
memory, and we denote the input size by n. We will be mostly interested
in studying cases where n>>p>>m (e.g., p=n12 and m=n14).
Let us sketch the rationale behind some of these choices.
v The shared memory of size m is the medium through which pro-
cessors can send messages to one another. The small size of the readwrite
shared memory m relative to the number of processors p will restrict the
number of messages that can be concurrently transmitted among pro-
cessors.
v The small number of processors p relative to the input size n
represents the intent to run big problems on a given parallel computer.
v Putting the input in a read-only shared memory enables us to focus
attention on the usage of the shared memory as a bottleneck for com-
munication during the computation, rather than as means of access to the
input. This makes strong lower bound results more significant than strong
upper bounds. This also justifies the choice of the strong ‘‘Priority’’ resolu-
tion of write conflicts.
For our lower bound model results we assumed that the shared memory
consists of m bits, instead of m words. This actually also widens the
polylogarithmic gap between our upper and lower bounds. More justifica-
tion and discussion of this model can be found in the next section.
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1.2. Extant Work
The case where p is not so much smaller than n was studied in [VW85,
LY86, Aza92]. The parameter m is called communication width in these
papers. One result in that line of research has been that summing n num-
bers using a readwrite shared memory of size m=1 can be done no faster
than 0(- n) time and this is tight for p=- n processors. Typical addi-
tional results related only to cases where p- n. The interesting cases for
us are where the size of n compared to p is relatively bigreflecting a more
realistic situation for the use of a parallel machine.
An alternative model of shared memory, which is closer than the PRAM
to what is considered technologically feasible, is the module parallel com-
puter (MPC) as defined in [MV84]. There, the shared memory is parti-
tioned into m memory modules and only one memory cell of each module
can be accessed in a given time unit. If there are several access requests to
different addresses within the same module they are queued up and per-
formed one at a time. That paper shows that an MPC, for which mp, is
strong enough to efficiently simulate, using randomization, a PRAM algo-
rithm which is designed for a much bigger shared memory. Additional
simulation results with respect to the MPC model are referenced in
[Lei92]. Again, these simulations are targeted only for the case where
mp. The case m<<p which is of interest to us is very different.
More on the relation between the PRAM(m) model and the MPC model
can also be found in the next section.
1.3. The Concrete Problem
We study the communication throughput of a very elementary problem,
the list reversal problem, which is defined as follows. An array of n entries
which contains a linked list is given in the read-only shared memory; each
entry has a pointer to its successor in the linked list; the problem is to find
for each entry its predecessor in the list.
This problem can be trivially solved in O(1) time on a PRAM with n
processors and n common memory cells. The trivial algorithm requires a
communication throughput of n which is used in a very simple manner:
each processor sends one message to some other processor. Is this
throughput really necessary?
Our results give tight bounds, up to logarithmic factors, in terms of
tradeoffs between running time and the communication throughput. The
tradeoff is of a somewhat unexpected form since it allows trading com-
munication throughput with the number of processors.
Theorem 1.1. Any (deterministic or randomized) PRAM(m) algorithm
with p processors that solves the list reversal problem requires time 0(n- mp).
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The lower bound is instructive since it proves that limited communica-
tion throughput may degrade the effectiveness of a parallel machine. In
particular optimal speedup is not possible when m=o( p). Similar lower
bounds apply to other problems such as sorting, finding unique elements,
convolution, and universal hashing.
The lower bound is related to lower bounds and tradeoffs in several
other models of computation, including the problem of inverting a black-
box permutation studied in [Hel80, Yao90]. A discussion of some of these
connections appears in a later subsection.
Theorem 1.2 The list reversal problem can be solved on a randomized
PRAM(m) with p processors (where mpn) in time O(n } logO(1) (n)
- mp) with high probability.
This upper bound is instructive since it demonstrates how to partially
alleviate, in certain cases, limited communication throughput. An impor-
tant ingredient of the algorithm is a ‘‘virtual memory’’ construction which
allows emulating a larger memory by a smaller sized memory. Yet, we do
not know whether algorithms with similar performance can be designed for
problems such as sorting or convolution.
Organization of the Paper. Further motivation for the model is given in the
next section. The lower bound is given in Section 3. Some interesting connections
to lower bounds in other models of computation are discussed there as well.
The upper bound is given in Section 4, which also describes the virtual memory.
Postscript. Since the first publication of our research in ACM-
STOC’94, the PRAM(m) model received considerable attention. The dis-
sertation [Adler-96] and the papers [ABK95, AGMR97] are a few repre-
sentative examples. In August 1998, the U.S. President’s Information
Technology Advisory Committee [PITAC] wrote, ‘‘There is substantive
evidence that current scalable parallel architectures are not well suited for
a number of important applications, especially those where the computa-
tions are highly irregular or those where huge quantities of data must be
transferred from memory to support the calculation.’’ In our opinion, the
current paper, whose conference version appeared in the 1994 ACM Sym-
posium on Theory of Computing (STOC), anticipated these limitations of
current parallel architectures.
2. MORE MOTIVATION
2.1. On Communication Throughput
The following background information motivates the present paper:
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v Physical limits on the speed of ‘‘serial machines’’ imply that com-
puting systems must turn to parallelism for improved performance.
v Many parallel computer systems have been built. Typically, these
systems allow a relatively low level of communication throughput (CT).
v A wealth of parallel algorithmic methods have been developed.
Many of these algorithms appear to need a relatively high level of CT.
v There appears to be a typical gap between some algorithmic
methods and many computer systems concerning CT; a relatively low CT
of the system is often a bottleneck for improvement in the running time of
a parallel algorithm whose CT needs are relatively high.
v Increasing CT is very expensive.
Therefore, it makes sense to quantitatively study CT as a resource similar
to parallel time and processors.
Such study can affect the future of parallel computing, since it may lead
to one of the following three (mutually exclusive) conclusions:
(1) Build high-CT parallel machines.
(2) The high-CT demand algorithmic methods can be alleviated in
general-purpose computing. This may be shown by either providing alter-
native parallel algorithmic methods (for the same problems) whose CT
demand is relatively low, or by giving general methods for efficiently
implementing high-CT algorithms on low-CT systems.
(3) Parallel computers with a low-CT level will be handicapped as
general purpose computing systems. This may further imply that a parallel
system should be designed around the level of CT that its budget allows.
The lower bound in this paper, which is probably the first of its kind,
formally shows that low-CT computers are indeed handicapped, at least
when it comes to the list reversal problem as well as for the problems of
sorting, finding all unique elements, convolution, and universal hashing, for
which a similar lower bound holds.
By way of motivation we explain what we mean by the communication
throughput of a given parallel computer with p processors. Suppose that in
some given time interval each of the p processors sends at most x messages
to other processors, and each processor is the address of at most x
messages which are sent by other processors. Let Tx be the worst case time
for completing the delivery of all these messages to their destinations. One
would expect that for a given machine Tx will be of the form a+bx, where
a+b represents the latency, counting time cycles, until a first message is
delivered and b represents the incremental number of time cycles to deliver
another message. We refer to 1b, which is also the limit of xTx where x
tends to infinity (note that p is fixed), as the communication throughput
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(CT) of the computer. Note that the ‘‘incremental rate’’ pb upper bounds
the total number of additional messages which are delivered in a time unit.
To articulate the communication throughput debate, we note two extreme
cases: Should (1b) be close to 1 or can it can be much smaller?
2.2. CT and the PRAM(m) Model
The PRAM(m) model forces a bound on the number of messages sent
within a given time period. We suggest that the ratio mp in the PRAM(m)
corresponds to 1b in the motivating problem, where pm.
Studying the resource of communication throughput in the context of
general parallel algorithmic techniques, where input availability is not a
problem, is of theoretical interest. In addition, such study can be justified
as follows. Making the input available at the local memory of each pro-
cessor can be done by a broadcast of the input to all processors, which
appears to be less time demanding, using current technology, than a
straightforward emulation of a large shared memory, in which every ele-
ment needs to be accessed at least once. Note also that our lower bounds
extend to problems, such as sorting, where the computational effort is
relatively greater than for the list reversal problem (and therefore making
the input available to all processors becomes even more relatively afford-
able).
The issue of communication throughput is reflected in various models of
computation, which are designed to be closer to currently available
machines such as the LogP model of [CKP+93].
We give an additional justification for considering the range m<p for
the size of the readwrite shared memory m.
One of the most useful methodologies for describing PRAM algorithms
is the data-parallel style, as suggested in [SV-82]. A similar style was
dubbed ‘‘data-parallel’’ in [HS86] and has been used extensively in [J-92],
as one example. A parallel algorithm is described in terms of a sequence of
steps, and for each step the set of operations to be performed (con-
currently) in that step is given. Using an informal extension of a theorem
by Brent [B74], a data-parallel style algorithm which uses a total of W
operations in T steps can ‘‘typically’’ be emulated on a PRAM with any
number of pWT processors in O(Wp) time. Incorporating the simula-
tions of [MV84], this emulation needs a shared memory of size m= p for
achieving time proportional to Wp, while ignoring poly-logarithmic fac-
tors. (Such time bound is denoted O (Wp).) However, we already men-
tioned that the list reversal algorithm has an O(1) time algorithm using n
processors (with m=n), and our lower bound results actually imply that
such O (np) result is impossible where m<<p. This sheds some doubts on
the extent to which data-parallelism will remain a useful methodology for
such relatively small values of m.
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This means that either new alternative methodologies that need a low-
CT level will be invented, or that low-CT level parallel machines will be
severly handicapped as general purpose parallel machines. Inventing such
alternative methodologies is a fundamental open question in parallel com-
puting. Currently, we cannot even offer any encouraging evidence that such
new methodologies are likely to be found.
2.3. The PRAM(m) Model and the MPC Model
Next, we show that the MPC model with m memory modules (as defined
in the Introduction), where the input is in a read-only shared memory
can be efficiently simulated on PRAM(m) model (where the Priority
concurrent-write conflict resolution is used), and vice versa. We are only
interested in the case m<<p. Emulating a PRAM(m) on such an MPC is
trivial; just store one shared item per module. For emulating such an MPC
on a PRAM(m) we let the local memories of processors p1 , ..., pm emulate
one memory module each and let each cell of the readwrite shared
memory regulate the access to local memory of one of these processors. We
only have to show how to deal with the queue of access requests to the
same memory module. All the processors that want access to memory
module i try repeatedly to write simultaneously into shared memory loca-
tion i. All the ones that fail, keep trying, and then do a normal computa-
tion step after each try. This discussion implies that both our lower and
upper bounds apply to the MPC model as well.
Finally, we note that the PRAM(m) model suppresses a potential
technological opportunity to arrange the communication in batches, where
larger amounts of data are included in one fetch unit (e.g., a memory page,
or memory line) and whose transmission can be done essentially within the
same efficiency bounds as the transmission of a single datum. Note that the
BPRAM [ACS89] model adresses this technological opportunity.
3. LOWER BOUND
The concrete problem considered is the list reversal problem. An array
with n entries that compose a linked list is given in a read-only shared
memory. Cell i, for 1in, contains the integer next(i), which is a pointer
to the next entry in the list. For simplicity we assume that the list is
circular, although our lower bounds also hold for the more natural non-
circular list starting, say, at location 1 and ending with NULL.
The output should be, for each i, the index prev(i) such that
next( prev(i))=i. We assume that we have p processors and that at the end
of the algorithm each processor j should hold the answer prev(i) for
(np)( j&1)+1i(np) j (for simplicity we assume that p | n). In this
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section we prove a lower bound for the time needed to solve the list rever-
sal problem as a function of n, p, and m.
The processors share a readwrite common memory. For the lower bound,
we make no assumption regarding the structure of the common memory,
but only that its total size is known. We denote by m the total size of the
common memory (measured in bits). This deviates from the PRAM(m)
model which allows m cells of O(log n) bits each by only a logarithmic fac-
tor. We assume the Priority Concurrent-Read Concurrent-Write (Priority-
CRCW, in short) simultaneous access arbitration with respect to this read-
write memory; that is, several processors can read simultaneously from the
same memory location, and in case several processors attempt to write
simultaneously into the same memory location the smallest numbered
among these processors succeeds. In each time step each processor may
read exactly one input location next(i), but our lower bound allows it to
read from and write to as many common memory cells as it wants to.
The behavior of each processor depends on the values written in the
common memory locations and on the input locations that it accesses. The
dependence on the input locations may be modeled by a decision tree,
where each node of the decision tree represents an access to one of the
input locations i, and then there is a branch according to the n different
possible values of next(i). The combinatorial core of our lower bound will
thus consist of the following simple lemma, considering decision trees.
Lemma 3.1. Any decision tree of depths d which attempts to compute the
values prev(1) } } } prev(k) is correct on at most n( d+kk )(
n
k) fraction of all
circular lists.
Proof. Given a decision tree of depth d which aims to compute prev(1)
} } } prev(k), we can add the queries to the locations prev(1) } } } prev(k),
which are found at each leaf, and obtain a decision tree of depth at most
d+k which actually queries all locations in prev(1) } } } prev(k). We shall see
that if the value of d is ‘‘relatively small,’’ such a decision tree could exist
for only a small fraction of the circular lists which are possible.
Fix this decision tree of depth d+k. We will describe a process that
yields a uniformly distributed random permutation, but in a way that
makes it easy to compute the probability that prev(1) } } } prev(k) were
accessed. This is done by following the decision tree and for each query i
choosing a random value for next(i) as the answer (among all values that
were still not given as answers.) The values for all the yet un-queried
next(i)’s are then chosen at random among the remaining possibilities.
It should be clear that our random choice has resulted in a uniformly
distributed permutation (whatever the decision tree was). Also it should be
clear that the probability of accessing prev(1) } } } prev(k) is equal to the
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probability of us giving answers 1 } } } k during the d+k questions, an event
whose probability can readily be computed as ( d+kk )(
n
k). (We are choosing
at random d+k balls, without repetitions, out of n numbered balls. What
is the probability that we choose all balls numbered 1 } } } k?)
However, this fraction is the fraction of all possible permutations. We
want the fraction out of all circular lists, so, for an upper bound, using
simple conditional probability, we have to multiply by a factor of n (since
the probability that a permutation is a circular list is exactly 1n). K
We are now ready to prove our lower bound.
Theorem 2. Any (deterministic or randomized ) PRAM algorithm with p
processors and m memory cells reversing an n-element circular list, where
1mpn, requires time t=0(n- pm).
Proof. Let t denote the running time of the algorithm. Define the ‘‘total
common view’’ of a given computation to be the set of all values written
in the common memory. It consists of mt bits of information. Fix now a
value for the total common view and consider all inputs that result in this
total common view. On these inputs, the behavior of each processor is now
given by a depth t decision tree that computes np values.
We now look at the first n(3t) processors. Their common behavior (on
these inputs) may be given by a decision tree of depth n3 which computes
prev(1) } } } prev(n2(3pt)). We can now apply the previous lemma with
d=n3 and k=n2(3pt). With these values, and after simplification, the
lemma states that such a decision tree may be correct for at most 2&0(k)=
2&0(n
2(3pt)) fraction of all circular lists. (The simplification uses also the trivial
bound ptn which implies kn3.) It follows that only for that fraction of
circular lists may the total common view indeed have been as fixed.
The total number of different total common views is 2mt, so, since
each circular list gives some value for the common view, we get the
equation 2mt2&0(n
2(3pt))1. This implies the lower bound for deterministic
algorithms.
To get the lower bound for randomized algorithms note that by replac-
ing the constant 1 by the constant 23 in the last inequality we get the
essentially same lower bound for a deterministic algorithm that is correct
on even 23 of the possible circular lists. Since a randomized algorithm is
a probability distribution over deterministic ones, a standard averaging
argument implies the lower bound for randomized algorithms that are
correct with probability 23 on every input. K
Comment. It is not difficult to see that the same type of argument gives
a lower bound of t=0(- n- m) for any value of p. This tradeoff for the
case pn is similar in form to the tradeoff derived in [VW85].
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3.1. Connections of Lower Bounds to Other Models
The lower bound proved in this paper has interesting connections with
questions regarding tradeoffs in several other models of computation. We
briefly point to them here.
3.1.1. Inverting a Permutation
The problem of reversing a list is quite similar to the problem of invert-
ing a black-box permutation studied in [Hel80, Yao90]. In fact our lemma
regarding decision trees suffices to prove the lower bound in [Yao90].
3.1.2. Time-Space Tradeoffs for Branching Programs
It is interesting to compare our decision tree lemma to similar lemmas
that are used as the standard way (due to [BC82]) of proving time-space
tradeoffs for branching programs [BC82, Bea89, Yes84, MNT90, Abr86].
It is not difficult to see that the lemmas proved in some of abovemen-
tioned papers also suffice for our purposes. In these papers the main com-
binatorial lemmas state that a small depth decision tree computing k out-
put bits of the function considered may only be correct on an exponentially
small in k fraction of all inputs. Using one of these lemmas instead of our
Lemma 3.1 in the proof of Theorem 2, we can obtain these same
t=n- pm lower bounds for the problems of sorting [BC82], finding all
unique elements [Bea89], convolution [Yes84], or universal hashing
[MNT90].
On the other hand, one should notice that the list-reversal problem is
easier to compute than all of the above mentioned problems and indeed
may be easily computed by log-space linear-time branching programs (as
opposed to all of the above mentioned problems which require a time-
space tradeoff of TS0(n2) for branching programs). What our lemma
does suffice to prove though is a TS0(n2) tradeoff for output-oblivious
branching programs, i.e., branching programs which must compute the bits
of their output in a pre-defined order.
3.1.3. Size-Depth Tradeoffs for Circuits
The most interesting challenge regarding lower bounds suggested by this
paper is proving better lower bounds for some explicit function, perhaps lower
bounds of the form 0(nm). However, we notice that such lower bounds would
imply size-depth tradeoff’s for circuits, a long standing open problem.
Lemma 3.2. Let f : [0, 1]n  [0, 1]n be a boolean function computed by
boolean circuits of O(n) size and O(log n) depth. Then, for any $>0, f may
be computed by a PRAM with p=n$ processors and m=1 common memory
cells in time O(nlog log n).
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Proof. We use Valiant’s result [Val77] stating that in a linear-size log-
depth circuit for f there exist O(nlog log n) wires in the circuit such that
the value of each output bit and of each one of these wires depends on at
most n= of the input bits and the other wires (this is for any =>0, and we
take an arbitrary =<$). Furthermore this dependence is easy to compute
and is given by an n= size boolean formula.
The PRAM simulation of such a circuit will be as follows: The contents
of the single common memory cell will in turn hold the values of all of
these special wires. This will be done ordered by the level in the circuit in
which the wire’s value is computed. The wires output by each level will be
partitioned among the p=n$ processors, and each processor is responsible
to write the value of its assigned wires. Between any two levels of the cir-
cuit, each processor computes the values of all of its assigned wires. This
takes time n1 n$ } n=, where nl is the total number of these wires in this level.
Since the sum of all nl ’s is O(nlog log n), and =<$, the total time is
O(nlog log n). At this point each output bit is a function the wire values
already seen by all processors and at most n= input bits. Each of the pro-
cessors can thus compute the value of all output bits assigned to it in
n= } nn$O(nlog log n) time. K
If the circuit size is c } n for some non-constant c, then the simulation
presented in the proof requires a factor of c more time. In particular,
bounds of the form t=0(n) in our model with p=n$ and m=1 yield an
0(n log log n) size lower bound for logarithmic depth circuits.
4. ALGORITHM
We mention again the problem: A shared array with n entries that com-
pose a linked list. Each entry points to the next entry in the list. There are
p processors; each can read from the shared array. There are m words of
shared memory which the processors can both read and write. (As men-
tioned before each word consists of O(log n) bits.) Each processor has a
prespecified set of entries for which it needs to compute the previous ele-
ment in the list. Namely, processor pi needs to compute the predecessor of
the entries i(np), ..., (i+1)np&1. (Recall that the interesting case is
npm.) We start with a high level overview of the algorithm and later
give the details of the algorithm.
4.1. Preview
For implementing the algorithm below, we use a virtual memory concept,
which supports three operations: INSERT, RETRIEVE, and UPDATE.
The virtual memory enables us to store much more data than the size of
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the shared memory seems to allow. An overview of the algorithm is
followed by an overview of the virtual memory concept.
High-Level Description of the Algorithm. For concreteness, we demon-
strate the algorithm for p=n12 and m=n14. The asymptotic running time
of the algorithm will be proportional to n58 (=n- mp), ignoring poly-
logarithmic factors. Such running time is denoted O (n58).
v A sample S of n78 (=n - m- p) elements is chosen at random.
Each processor separately chooses at random n38 (=n - m( p - p))
elements for S. The distance in the linked list between an element of S and
the next element in S is, with high probability, O (n18) (=O(- mp)), as
we expect the sample to be roughly equally distributed over the linked list.
Each processor INSERTs its elements to the virtual memory, hence, the
virtual memory holds the set S.
v For each element s1 # S, find its predecessor s2 # S. For each element
s2 # S, trace its successors in the list until the first successor which is in S,
s1 . UPDATE the entry of s1 in the virtual memory to include its prede-
cessor s2 . (Each processor will need O (n18) (=O (- mp)) RETRIEVE
queries for each of its n38 sample elements.)
v For each element in the list, find its predecessor. For each element
e in the list, trace its successors in the list until the first successor se # S.
The entry of se includes its predecessor in S, pe . Advance from pe in the list
until we reach e; the element before last is the predecessor of e. (Each pro-
cessor will need O (n18) (=O (- mp)) RETRIEVE queries for each of its
n12 (=np) elements.)
The Virtual Shared Memory. We are interested in storing a set S of
elements in the virtual memory such that later they could be retrieved
efficiently. What we are implementing is a dictionary that is separated to
pages.
A random hash function h maps the elements of S into an array of size
O ( |S| ), so that at most O (1) elements of S are mapped into the same loca-
tion of the array. Denote this new array by V.
The idea is to put it in equal chunks of V into the local memories of pro-
cessors p1 , p2 , ..., pm . Locations j such that j mod m=i will be in the local
memory of processor pi , 1im. In order to enable the processors to
have access to all entries of V we will ‘‘flush’’ the entries of V through the
physical shared memory of size m in |V |m rounds. In round 1, locations
1, 2, ..., m (called also the first block) in V are put in the shared memory,
and in general, in round i, 1i|V |m, the locations are (i&1)m+1,
(i&1)m+2, ..., im (the ith block) are put into the shared memory. To
achieve our design goals, each processor will have to access at most O (1)
locations in each block, which we achieve by: (i) in each of the three steps
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of the algorithm we flush the blocks of V through the shared memory
of size m once in |V |m rounds; (ii) prior to such flush, each processor
computes into its local memory all the locations in V that it plans to access
and only when the block with the appropriate locations resides in the shared
memory, it accesses it. We actually require a careful selection of the hash
function so that each processor will need to access only O (1) locations in
each block, since we have to wait until all the processors have completed
their readings before we continue to the next block.
4.2. The Virtual Memory
We have a physical memory of m words. We want to use it to implement
a virtual memory of V words. This is done by having Vm blocks of m
words each. We support three operations: INSERT, RETRIEVE, and
UPDATE. In order to demonstrate the generality of our techniques, we
give a more refined analysis of the virtual memory performance than
actually needed for the list reversal algorithm.
For the performance of the virtual memory we are interested in batches
of operations of all the p processors. We show the following properties:
Claim 4.1. If each processor performs l INSERT or UPDATE opera-
tions to the virtual memory, with high probability, the total time is
O (lpm+Vm).
Claim 4.2. If each processor performs l RETRIEVE operations to the
virutal memory, with high probability, the total time is O (l+Vm).
At first sight it seems peculiar that we have different performances for
read versus write operations. The real reason behind the difference is that
while we can only write m values at a time, to the virtual memory, we can
read p values in each time step.
(Comment. Note that, in the list reversal algorithm the total number of
INSERT (or UPDATE) operations (measured, by lp) does not exceed V,
and therefore lpm and Vm are about equal; hence, the analysis of the list
reversal algorithm does not articulate well the separation of ‘‘time com-
plexity charges’’ into lpm and Vm, as per Claim 1. In addition, the total
number of RETRIEVE operations in the list reversal algorithm is
np- pm>n, and therefore Claim 2 implies a time of O (n- mp+Vm) per
processor; as we shall see n- pm is of the same order of Vm and the time
complexity at that stage is O (1) amortized per operation.)
Let u=Vm be the number of blocks. During the insert we perform a
hashing both for the block number and the location within the block.
We specify first how we compute the location of an entry. We take
its index i and compute two values: The virtual block number,
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h1 , (i) # [1, ..., u], and the location in the block, h2 (i) # [1, ..., m]. We need
to show that the following two properties hold.
Given lu indices, with probability 2&#, the number of indices that h1
maps to a given value is bounded by O (l#u). (For l<u we use the bound
of l=u.)
Given m indices, with probability 2&#, the number of indices that h2
maps to the same value is bounded by #.
Clearly if we can implement the second condition we call implement
the first condition, since we can map the l indices to l locations. With prob-
ability 2&# no location has more than # elements. Therefore, any set of lu
locations has at most l#u elements.
Claim 4.3. Let h be a #-wise independent hash function mapping m
elements from [1, ...N] to [1, ..., m]. Then the probability that more than #
elements are mapped to the same value is bounded by ( m# ) m
&#2&#.
Let us elaborate how the access to the virtual memory is implemented.
Assume that we ‘‘know’’ that at most # elements map to a given location.
(We chose # to be O(log n), and the claim will hold with high probability.)
Only processors p1 , ..., pm are used to maintain the virtual memory. Each
entry of the virtual memory is composed from two cells. The first is the key
(the name of the entry) and the second is its predecessor (with respect to
the linked list). In order to do an operation on the shared memory, the
processor needs that the appropriate block be in the shared memory. In
our implementation we are interested only in large batches of operations
(which are all of the same type). We perform all the operations in one
global stage. The blocks of the virtual memory are placed in the shared
memory in a round robin fashion. Each block is kept in the shared memory
enough time so that all the operations that are to be performed on it, in
this stage, would be completed.
For the INSERT and UPDATE operations, the processor computes the
hash value of the block. It waits for the appropriate block to be placed in
the shared memory. Then it computes the hash value of the location in the
block and writes in the location specified by the hash. With high probabil-
ity, each processor has only O (l#u) entries to write in each block, the total
number of entries written to a block is O (l#pu), and in each time step,
with high probability, at least O (m) entries are written. This implies that
the time per block is O (l# plog #mu), where the log # factor is due to the
fact that there might be # entries per location, and we need to search for
the correct one. The total time is O ((lpm) #log #+u). Since #=O(log n),
the time is O (lpm+u).
The RETRIEVE operation: the processor computes the hash value of the
block. It waits for the appropriate block to come to the shared memory.
Then it computes the hash value of the location in the block. Each
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RETRIEVE operation requires O(#) time. The time for a block is O (l#2u)
and the total time is O (l#2+u). Since #=O(log n), the time is O (l+u).
4.3. The Algorithm Itself
The algorithm uses two notations: one is for the distance of two elements
as the number of pointers that have to be traversed to reach one of them
from the other. Formally, dist(x, y)=1 if y=next(x). In general, if at loca-
tion x we have the value y, then dist(x, z)=1+dist( y, z). (In case that z
is not reachable from x then dist(x, z)=.) The second notation gives the
set of all elements which are at a given distance from a specific element:
Forward(k, x)=[s | dist(x, s)k]. In the algorithm we use a parameter :,
which would be later fixed to c log n, for some constant c.
The algorithm for processor p i :
(1) Processor pi selects k entries si, 1 } } } si, k at random. The selection
among processors is pairwise independent. With high probability, each
selected element will have another selected element si $, j $ whose distance on
the list is O (n(kp)). (The time is O(k)).
(2) Processor pi performs INSERT of its k selected values into the
virtual memory. (Virtual memory size is O (kp), time O (kpm).)
(3) In this step of the computation we establish the relationship
between the si, j ’s that were chosen, mainly, the ordering between them, as
induced by the list.
Processor pi , for each of the k values si, 1 , ..., si, k , computes the set
Forward(:n(kp), si, j) (Time O(np)).
Let Si=j Forward(:n(kp), s i, j), which are all the values that the
processor pi is considering. (Note that |Si |=:(np).) For each value in Si
we perform a RETRIEVE operation on the virtual memory (Time O (np)).
Let z # Forward(:n(kp), si, j) be a value that is RETRIEVED from the virtual
memory and equals some si $, j $ (in case there is more than one, processor
pi chooses the one with the smallest distance prom s i, j). An UPDATE
query is performed with respect to entry si $, j $ in which entry si, j is recorded
as its predecessor. This establishes the predecessor relationship between the
si, j ’s.
(4) For each of the np values, xi, 1 } } } xi , (np), for which processor
pi needs to compute the predecessor, it advances :(nkp) pointers. Namely,
it computes Forward(:n(kp), xi, j). (Total O (n2(kp2)) values and time.)
Let Ri=j Forward(:n(kp), xi, j), which are all the values that the pro-
cessor pi is considering in this step.
Processor pi RETRIEVEs those values in the virtual memory. For each
of the xi, j values one of the elements of Forward(:n(kp), xi, j) is located in
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the virtual memory, let it be s i $, j $ . Denote by bi, j the pointer that is stored
in si $, j $ as the predecessor pointer.
For each xi, j a search is started from bi, j to xi, j and the value that points
to xi, j is the output of xi, j .
4.4. Correctness
The output of the algorithm is correct, with high probability.
After step (1), with high probability, for each si, j there is si $, j $ such that
the distance between them is O (n(kp)).
In step (2), with high probability, the hash functions map all the
elements into the appropriate number of blocks.
In step (3), with high probability, each si, j is updated with its prede-
cessor si $, j $ in the list.
In step (4), each element x, with high probability, is at distance
O (nkp) from some si, j . Therefore, when we advance from x the set
Forward(:n(kp), x) includes s i, j . When we retrieve si, j we find the pointer
to its predecessor si $, j $ . Then we scan from si $, j $ to x and find the prede-
cessor of x. The total number of pointers that we traverse is O (n(kp)).
4.5. Time Complexity
We compute the expected time of each step. (Recall that :=O(log n)
and therefore does not appear in the O notation.)
(1) Only local computation. Time O(k).
(2) Each processor performs k INSERTs to the virtual memory.
(Note that V=kp.) Time O (kpp).
(3) Local computation (the Forward sets) is O (np).
Each processor has np RETRIEVE operations on the virtual memory.
Total time is O (np).
Each processor has k UPDATE operations on the virtual memory. Total
time is O (kpm).
(4) Local computation (the Forward sets) is O (n2kp2).
Each processor has O (n2kp2) RETRIEVE operations on the virtual
memory. Total time O (n2kp2).
Setting k=np - mp, we have the time bounded by O (n- mp). (Note
that since m<p, we have that np<n- mp.)
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